ErSt Logo
Board Module EVALXCS-PQ208 for Xilinx FPGA Spartan XCS40/30/20
 

Applications

  • ASIC emulation
  • Error monitoring and analysis
  • Digital PLL circuits
  • PWM controller
  • Adaptiv digital filters
  • Signal multiplexer
  • Stimuli generator
  • High Speed Encoder/Decoder
  • Memory controller
  • Interface controller
 
Detailed view of the right side of a stack consisting of two boards: Done LED, XChecker connector, reset button, configuration DIP switches und daisy chain connetor.
Detailed view of the left side of a stack consisting of two boards: Eight controll LEDs (SIDELEDs), jumper for clock source selection intern/extern, power LED and power connector for power supply.
 

Key Features

  • Xilinx FPGA Spartan XCS40/30/20 (5V) or XCS40XL/30XL/20XL (3.3V) in PQ-208 package
  • Quarz oscillator in socket, up to 80MHz (DIL-8 or DIL-14 package possible)
  • Connector for XChecker connection
  • SPROM socket (DIL-8) for FPGA Master Serial Mode
  • Two pole connector for +5V/+3.3V power supply
  • 4 layer PCB
  • Clock signals may be equipped with termination resistors
  • Stand alone usage of the board module possible
  • The module has a standard size of 15cm x 10cm and a digital interface compatible with future products:
    • 3x50 pole header connectors (2.54mm grid spacing) on each long side of the PCB
    • The header connectors stand of from the top side of the PCB, socket connectors from the bottom side.
    • Modules may be stacked in form of a tower
 
Block diagram of the board module 
Click on the image to get a larger view.

Function Description

The board module EVALXCS-PQ208 is an ideal tool to test complex digital circuits during the early states of their development. The various configuration options of the Xilinx FPGAs allow the easy implementation of applications. The hardware configuration may be loaded via XChecker or SPROM. Almost all I/O pins of the FPGA are routed to header connectors, a total of 150 signals. These signals may be used as inputs or outputs.

Several board modules may be stacked to form a tower which enables one to realise circuits whose demand of gates is beyond the scope of a single FPGA. By using an external daisy chain connection, the whole stack can be configured at once with a single download operation.

Seven clock sources can be used whereas one clock source is either the internal quarz oscillator or an external clock source. The quarz oscillator is inserted in a socket and can therefore be exchanged easily. Both DIL-8 and DIL-14 packages can be used. All clock signals may be terminated (parallel termination to ground) with termination resistors. These resistors can be soldered to the bottom side of the PCB.

A four position DIP switch is available for user defined purposes. There is also a push button whose primary intent is to serve as a reset button. Since this button is connected to a general I/O pin it may be used for arbitrary functions.

An LED row with eight SIDELEDs is able to display status messages, error messages etc..

Literature

You can find more detailed information in the user manual:

213 KB Spartan board user manual